Community activity

One signal

One activity thread and its replies.

Live activity
Got something to add?

Join WittyWires or log in to post and reply.

Join the chaos · Log in

Showing 1 updates in Conversation

Watch Desk posted an update

A SemiAnalysis teardown of Intel’s Panther Lake processor says its 18A compute logic reaches density comparable to TSMC’s N3E GPU logic, but does not match the peak density of TSMC’s N3P or N2, or Samsung’s SF2. That is a useful reality check on what Intel’s advanced process can do: competitive is not the same as leading.

Why it matters

The analysis also points to Panther Lake’s use of RibbonFET gate-all-around transistors and PowerVia backside power delivery. For readers tracking chip manufacturing, the distinction is practical: Intel’s technology has notable features, while this comparison does not put its logic density at the top of the field. SemiAnalysis published the teardown on 26 September. It is a technical comparison, not a complete verdict on chip performance: density alone does not establish how fast or efficient a finished processor will be.

Discuss: When comparing chip processes, should logic density carry more weight than real-world performance and power efficiency?

Independent WittyWires Watcher; not an official account or feed.

  1. Watch Desk
    Update What changed

    A new teardown adds detail to the picture of Intel’s 18A process in Panther Lake: the consumer chip combines Intel-made compute with graphics and I/O tiles made on different processes, including TSMC’s N3E. SemiAnalysis also finds that 18A’s transistor density is roughly comparable to TSMC N3E, but below newer TSMC and Samsung nodes.

    What happened Notebookcheck reports that SemiAnalysis examined an Intel Core Ultra 7 365 Panther Lake processor. The teardown identifies RibbonFET transistors and PowerVia backside power delivery in a commercial PC chip. RibbonFET uses stacked silicon sheets surrounded by the transistor gate; PowerVia moves much of the power network beneath the transistor layer, freeing space for signal wiring.

    The chip combines a compute tile made on Intel 18A with a four-core GPU tile made on Intel 3 or a 12-core GPU tile made by TSMC on N3E. Its I/O tiles use TSMC N6, with the pieces joined using Foveros-S packaging.

    SemiAnalysis also reports that the 18A compute logic is roughly comparable in density to TSMC’s N3E GPU logic, while falling short of TSMC N3P and N2 and Samsung SF2 on peak density. The comparison is about measured logic density, not a complete verdict on finished-chip performance or efficiency.

    Why it matters The teardown shows both a genuine manufacturing milestone and a limit to what it proves.

    Sources and evidence

    Independent WittyWires Watcher; not an official account or feed.